TABLE OF CONTENTS

INTRODUCTION TO THE PROGRAMME VII

SESSION COORDINATORS IX

REVIEWERS IX

SESSION CHAIRPERSONS X

K1: OPENING AND KEYNOTE SESSION: John Billingsley, Chairman 1

New Opportunities in Manufacturing
Ian Nussey 3

K2: KEYNOTE SESSION: Harald Schumny, Chairman 5

Future Architecture of High Performance Workstations
Georg Färber 7

K3: KEYNOTE SESSION: Derek Wilson, Chairman 15

Massive Parallelism for Artificial Intelligence
Luc Steels 17

A1: RISC ARCHITECTURE: Stephen Winter, Chairman 21

Register Array Processor
J. Janecek and V. Jánes 23

GaAs Implementation of a 32-Bit RISC
J.H. Lane, R.A. Niederland, T.L. Rasset and W.A. Geideman 31

Design of a Reconfigurable Parallel RISC Machine
Z. Blazek and P. Kroha 39

A2: IMAGE PROCESSING I: Ferenc Vajda, Chairman 47

A Real-Time Image Compressor Using a Modular Signal-Processing System Employing Occam and the Transputer
R.G. Bramley and D.J. Creasey 49

A Monolithic Scan-Line Bit Producer for Real-Time Image Rasterization
N. Kanopoulos and N. Vasanthavada 57

A Flexible Architecture for Image Processing
R.W. Hartenstein, A. Hirschbiel and M. Weber 65

A3: VLSI AND FAULT TOLERANCE: Mariagiovanna Sami, Chairwoman . . . 73

A Regular WSI-Node Architecture
R. Trobec, J. Korenini and L. Gyergyek 75

A Reconfiguration Algorithm for Wafer-Scale Integration of Systolic Arrays
L. Jervis and D. Sciuto 83

Fault-Tolerant Solutions for Complex-Numbers Multipliers
F.C. Bonzio, M.G. Sami and G. Storti Gajani 91

B1: INTERFACING: Lionel R. Thompson, Chairman 99

Macintosh in the Laboratory
B.G. Taylor 101

Controller Network Development - But How?!
W. Lawrenz 111

PC-Based Multimedia Messaging Systems
Č. Milenković, D. Starčević and B. Mučibabić 119

B2: IMAGE PROCESSING II: Ferenc Vajda, Chairman 127

A Pipelined VLSI-Based Structure for the Reconstruction of Three-Dimensional Images From Projections
J. Vermeesch, P. Bulckaert, M. Defrise and O. Steenhaut 129

Parallel Algorithm for MSE Estimation of 2-D Noncausal Image Models
S. Theodoridis and N. Kalouptsidis 137

DPCM Studies Using Edge Prediction and Adaptive Quantisation Laws for the Trasmission of Still Pictures Over the ISDN
R.H. Vivian 141

B3: MICROPROCESSOR APPLICATIONS: Frans Bruggeman, Chairman 151

A PC-based Evaluation and Control System for Gas-Liquid Chromatography
W.A. Halang 153

The Optimal Extraction of Velocity Information From a Sonar Correlation Log
P. Atkins and B.V. Smith 161

Experience Using a SIMD/SPMD Multiprocessor Architecture
M. Auguin, F. Boeri, J.P. Dalban and A. Vincent-Carrefour 171

C1: OPERATING SYSTEMS: Lutz Richter, Chairman 179

A Portable Realtime Multitasking Kernel for Embedded Microcomputer Systems
T. Bemmerl and G. Schröder 181

Design and Implementation of a Portable Kernel for Real-Time Applications
L. Nikolov and I. Kovashki 189

V60 Real-Time Operating System
T. Shimojima and M. Teramoto 197

A Unix Distributed Application Support Suitable for Mini and Microcomputer Based Systems
J.S.B. Martins and G. Noguez 205

C2: FORMAL SPECIFICATION TECHNIQUES: Jozef De Man, Chairman 211

Formal Specification of Basic Mechanisms of a Message Passing Kernel
J. Gorski and H.J. Napiatek 213

Formal Specification and Documentation of Microprocessor Instruction Sets
J.P. Bowen 223

The Algebraic Data Type Specification Language
L. Duponcheel, J. Heyman, W. Van Puymbroeck, J. Lewi and I. Van Horebeek 231

Specification Using LOTOS on the Test Facility of a Transmission System
B. Londeix and K.H. Fan 241

C3: AI ARCHITECTURES AND APPLICATIONS I: Klaus Waldschmidt, Chairman 249

MAPPS: A VLSI Multiprocessor for the Execution of Production System Programs
P.P. Dasiewicz and A.O. Oshisanwo 251

A RISC Prolog Machine Architecture
J. Vlahavas and C. Halatsis 259

Design Considerations on a VLSI Prolog Interpreter
P.L. Civera, G.L. Piccinini and M. Zamboni 267

Intermediate Code for the Sequential Prolog Machine PEK
K. Wada, M. Miyamoto, S. Kuo, Y. Kaneda and S. Maekawa 275

C4: SHORT NOTES: John Moelgaard, Chairman 283

D1: SOFTWARE ENGINEERING & ENVIRONMENTS I: T. Rögeberg, Chairman. . 285

Structuring a Distributed Program: The XMDS Approach
M. Ancona, A. Clematis, G. Dodero, V. Filippone and V. Gianuzzi 287

The Provision of Flexibility in Hierarchical Control Systems
M.D. Beer and J.D.T. Martin 295

Performance Aspects of Ada Tasking in Embedded Systems
R.D. Huijsman, J. Van Katwijk and W.J. Toetenel 301

D2: MULTIMICROPROCESSORS: Daniel Tabak, Chairman 311

The Inner Product Processor
E.E.E. Frietman and F. Bruggeman 313

Emulation of a Parallel Codeblock Dataflow Processor
R.E. Buehrer 319

VAMPIX, a Multimicroprocessor Control System Adaptable to Special Complex Machines
D. Flego and H. Schweinzer 325

D3: SYSTEM ANALYSIS & PERFORMANCE: G.L. Reijns, Chairman 331

Improving the Reliability of Bus Systems: Fault Isolation and Fault Tolerance
R. Vogt 333

An Approach to Fault Tolerant Allocation of Concurrent Communicating Processes in Multiprocessor Architectures and Hardware Dimensioning
V. Piuri and E. Tourouta 339

Performance Evaluation Package for UNIX III Systems
J.G.M. Kroon, G.E. Houtekamer, G.L. Reijns and C.J. van Spronsen 347

D4: SHORT NOTES: John Moelgaard, Chairman 357

E1: SOFTWARRE ENGINEERING & ENVIRONMENTS II: T. Rögeberg, Chairman . 359

An Effectively Instrumentable Life Cycle Model
H.-L. Hausen 361

Testability and Path Testing Strategies
G. Cantone, A. Cimitile and U. De Carlini 371

The Implementation of a Software Engineering Database Using Desk-Size Computing Resources
D. Christodoulakis, B. Soupos and C. Zaroliagis 383

E2: EMBEDDED SYSTEMS: Jukka Karjalainen, Chairman 391

Reachability Analysis-Based Validation of Embedded Systems
A. Valmari 393

Compact-Disk Image Display and Handling System
G.L. Reijns, U.E. Kraus, S. Jinsi and W.C. Hildering 405

Cooker Programmers With Embedded Microcomputers
J. Billingsley, A.A. Collie and T.C. Dadd 413

E3: ROBOTICS AND AUTOMATION: John Billingsley, Chairman 417

Functional Programming of a Robot Motion Control
H. Schweinzer 419

Integrated Sensors to an Assembly Robot Using a Distributed Control Network
U. Niemelä, T. Keikkilä and P. Kärkkäinen 427

On the Analysis and Design of Manufacturing Systems
D.R. Wilson and S.C. Winter 433

E4: SHORT NOTES: John Moelgaard, Chairman 441

F1: HARDWARE DESIGN AND VERIFICATION: Paolo Prinetto, Chairman . . 443

Verification and Validation of Hierarchical CMOS Gate Array Layouts
M. Payer 445

Formal Reasoning About Switch-Level MOS Descriptions
H. Eveking 453

A Design Methodology of Microprogrammed Controllers for Custom CMOS ICs
C. Piguet, E. Dijkstra, A. Theys, M. Stauffer and J.-F. Perotto 463

Computer Aided Evaluation of Simulation Results, the SIMUEVA Program Package
R. Buschke and K. Lagemann 471

F2: DISTRIBUTED SYSTEMS & FAULT TOLERANCE: Mario Dal Cin, Chairman. 479

Inserting State Restoration Requests in Systems of Distributed Processes
G. Cantone and B. Ciciani 481

Distributed System Diagnosability Based on Self-Testing System Nodes
F. Novak and L. Gyergyek 489

System Diagnosability in Some Restricted Hybrid Fault Situations. Comparative Studies on Fault Diagnosis Models
W.E. Kozlowski, H. Krawczyk and T. Bartkowski 497

F3: AI ARCHITECTURES AND APPLICATIONS II: K. Waldschmidt, Chairman . 505

A Parallel Approach to Rule Based Systems
P. Delbar 507

Encapsulation Constructs in Prolog
D. Stamatis and C. Halatsis 515

An Expert System Shell for Standardization of VLSI Process Data Base and Knowledge Base
K.M. Marks and K.F. Goser 523

Optimization Techniques in Building Expert Systems
R. Cremonini, E. Lamma and P. Mello 531

G1: TRANSPUTERS I: Jacques Tiberghien, Chairman 539

Semi-Automatic Guided Synthesis of Concurrent Systems Specifications
G. León, J. Cea, A. de la Fuente and F. Rodriguez 541

OC-FP, an Applicative Language Combination With Occam and the Algebra of Processes
R. Glück and Ch. Demuth 549

Notes on Implementing a Language for Transputer Networks
D. Crookes, P.J. Morrow, P. Milligan, N.S. Scott and P.L. Kilpatrick 559

G2: TOOLS FOR VLSI DESIGN I: Reiner W. Hartenstein, Chairman . . . 567

From Structural RT Description to Floor Plan
A. Bonomo, G. Bussolino, G. Girardi and M. Italiano 569

Automated Datapath Synthesis: A Compilation Approach
P. Pfahler 577

MLED: A Multiple Abstraction Level Graphical Editor
R.W. Hartenstein and U. Welters 585

G3: DISTRIBUTED ARCHITECTURES: Lorenzo Mezzalira, Chairman 591

A Language Coprocessor for the Interpretation of Threaded Code
E.H. Debaere 593

Parallel Control of a Waste-Water Treatment Plant Using a Real-Time Multi-Tasking Operating System
F. Naghdy, G. Naghdy, D. Smith and J. Billingsley 603

Proposal for an Architecture for TUMULT Based on a Serial Data Link
J. Scholten, J. Hofstede and G.J.M. Smit 613

H1: TRANSPUTERS II: Jaques Tiberghien, Chairman 621

Hardware Reconfiguration of Transputer Networks for Distributed Object-Oriented Programming
D.Q.M. Fay and P.K. Das 623

Utilization of Parallelism in Transputer-Based Real-Time Control Systems
K. Leppälä 629

H2: TOOLS FOR VLSI DESIGN II: Reiner. W. Hartenstein, Chairman . . 637

Integration of a Hardware Module for Tracing Local Variables in Real-Time Software
E. Rijks, J. Vermeesch, M. Gossens and J. Tiberghien 639

A Graph-Based Algorithm for the Automated Datapath Synthesis of ASM
Y.H. Kuo, J.P. Hsu and L.Y. Kung 647

H3: GaAs BASED DESIGN: Veljko Milutinovic, Chairman 655

Coprocessor Design for GaAs Technology
M.S. Vlajnić and T. Maksimović 657

A Survey of GaAs Computer Designs
A. Nuñez 665

SESSION CHAIRPERSONS' ADDRESSES 671

AUTHORS' ADDRESSES 673

SUBJECT INDEX 677

AUTHOR INDEX 683